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In this paper, we present a fast overflow detection scheme by Operands Examination Method (OEM) for 3-
Moduli Sets. The method examines the sum of the Mixed Radix Digits (MRDs) computed using the Mixed 
Radix Conversion (MRC) method to detect overflow for the sum of operands. It is observed that by reducing 
larger numbers into smaller numbers, the OEM approach makes computations easier and faster. The proposed 
scheme is further implemented on the Moduli Set  for validation purposes. Theoretically, 
the scheme proves to be more efficient in detecting overflow as compared to current existing overflow detection 
schemes. 
Keywords: Residue Number System, Operands Examination Method, Overflow Detection, Mixed Radix 
Digits, Mixed Radix   Conversion.  
 
1. INTRODUCTION 
The problem of overflow is one of the major challenges that limit the full implementation of Residue Number 
System (RNS) Architecture in general purpose computing. Overflow is said to occur in RNS computations when 
a calculation produces results greater than the valid dynamic range of the given RNS. Thus overflow is an error 
that usually occur during addition and multiplication dominated operations where larger numbers are involved. If 
overflow is not detected properly, then the whole RNS Architecture may fail as wrong results may be used for 
further computations. 
RNS is a Non Weighted Number System that makes computations easier and faster because of its 
inherent features of digit to digit computations, fault tolerance, parallelism, high computational speed and low 
power dissipation. The system is applied in the fields of Digital Signal Processing (DSP) intensive computations 
like digital filtering, convolutions, correlations, Discrete Fourier Transform (DFT) computations, Fast Fourier 
Transform (FFT) computations and direct digital frequency synthesis (Omondi & Premkumar, 2007), 
(Gbolagade, 2013) and (Gbolagade et al., 2010). 
RNS is determined by a set S, of N integers that are pair-wise relatively prime. That is 
 Where  for  and , and gcd means the greatest 
common divisor [7]. Every integer  in [  can be uniquely represented with a N-tuple where, 
 and  . The set S and the number 
 are called the moduli set and residue of X modulo  respectively. 
There are a number of techniques of converting an RNS number to its binary equivalent form, famous 
among which are the Chinese Remainder Theorem (CRT) and the Mixed Radix Conversion (MRC). Any other 
technique is basically a modification of these two techniques. The MRC is calculated according to equations (1) 
and (2). 
In general, during the addition of two RNS numbers, overflow can be detected when the result of the 
addition is less than one of the addends. For example, given two RNS numbers  and  such that 
  where  and , overflow will only occur when . 
Another efficient way to detect overflow in RNS is via parity checking (Omondi & Premkumar, 2007) 
and (Rouhifar et al., 2011). It indicates whether an integer is even or odd. Suppose two integers  have the 
same parity:  An overflow occurs if Z is odd. Contrary, if  have different parity, then an 
overflow occurs if Z is even. This technique is one of the best and fastest suggested methods to detect the 
overflow in RNS. However, this technique is only suitable for moduli sets with odd Dynamic Range (DR). But 
RNS systems that have even DR have more attractive features than those with odd DR. This is because using 
(  modulo which tends dynamic ranges to even, greatly simplifies and reduces the delay and complexity of the 
scheme (Younes & Steffan, 2013). Thus the need to devise techniques of detecting overflow in moduli sets with 
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even dynamic range. 
In recent years, researchers have made considerable efforts to design overflow detection schemes to 
handle both odd and even dynamic ranges schemes which do not rely on the traditional techniques such as CRT 
and Mixed Radix Conversion (MRC) for full reverse conversion; these proposed RNS overflow detection 
algorithms still rely on the later (Younes & Steffan, 2013) and other costly and time consuming procedures such 
as base extension, group number and sign detection as in (Rouhifar et al., 2011), (Molahosseini & Navi, 2007) 
and (Hosseinzadeh et al., 2009). The scheme in (Younes & Steffan, 2013) is said to be universal since it is able 
to detect overflow in both signed and unsigned RNS representation but require high hardware resources since it 
relies on full reverse converters and comparators. 
In this paper, a fast overflow detection scheme by Operands Examination Method for 3-Moduli Sets is 
presented. The method examines the sum of the Mixed Radix Digits (MRDs) computed using the Mixed Radix 
Conversion (MRC) method to detect overflow for the sum of operands without having to do full reverse 
conversion. 
The rest of the paper is organized as follows: Section 2 presents the proposed algorithms. In Section 3, 
an implementation of the proposed scheme is presented, with numerical examples. The performance of the 
proposed scheme is evaluated in Section 4 whiles the paper is concluded in Section 5. 
 
2. PROPOSED ALGORITHMS 
For a given RNS number, the MRC shown in Equation (1), represents only the equivalent decimal number which 
is within the legitimate range . Numbers and their sums which fall within the legitimate range are said 
to be valid numbers and do not show overflow condition. However, numbers and their sums which fall outside 
this range are said be in the overflow region and must be investigated. For instance if we choose two decimal 
numbers  and , then their respective RNS numbers can be represented by  and . The 
MRDs , , and  can be computed to respectively represent ,  and . In this case 
Z is the sum of  and . The MR is given as  
                 (1)    





                     (2) 
Given the MRD  any positive number in the interval can be uniquely 
represented in equation (1). 
 
2.1 Determination of Overflow Detection Algorithm for a 3- Moduli Set 
From Equation (1), we can represent X and Y as: 
                       )3) 
                    )4( 
From Equation (3) and (4) the sum of X and Y is given as  
Z = X+Y 
 Z =  + (   
Z =  
Z =                      (5) 
Therefore  and , . 
Property 1: Equation (1) only represents valid numbers within the legitimate range  for a given RNS. 
Thus numbers outside the dynamic range are in the overflow region. 
Theorem 1: Overflow occurs in the sum of  and  if the following hold true; 
 
 AND  
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 AND  AND                                                                   (6) 
Proof: 
If we assume Equation (6) is true; 
Then from Equation (6)  has weight  which implies the value of   can be expressed as; 
                                        (7) 




If , then Z lies within the legitimate range and there is no overflow.  
Thus from property (1),  will only lie outside the legitimate range  whenever Equation (6) holds true. 
And which means that overflow will occur in the computation of . 
 
2.2 The Algorithms for a Length Three Moduli Set 
In this section, we propose overflow detection algorithms for a three moduli set. Given any two RNS numbers 
 and the following operations can be performed to detect overflow in the 
addition of X and Y: 
I. Compute the MRDs  and  of  and  
II. Compute , where  for . 
III. From Theorem 1, overflow occurs in  if the following hold true: 
 
AND  
 AND AND  
 
2.3 Overflow Detection Algorithms for the moduli Set {2n-1, 2n, 22n+1-1} 
This section presents a simplified overflow detection scheme for the moduli set  using the 
OEM algorithm above. This is a three moduli set with a larger dynamic range. Given the RNS numbers 
 and with respect to the moduli set   then the 
simplified algorithms for the given moduli set is given as; 
I. Compute the MRDs  and of  and  respectively. 
II. Compute , where  for . 
III. From Theorem 1, overflow will occur in  if the following hold true: 
    
   
 
Theorem 2: Given the moduli set , where , =  and =  for 
every integer , the following hold true: 
                                                                 )8( 
                                                                       )9( 
                           )10( 
Proof: It can be demonstrated that if  then  is the multiplicative inverse of 1 with 
respect to 2. 
This implies  
Thus )8( holds true. Also, if it can be demonstrated that  then  is the multiplicative inverse 
of 2 with respect to . 
i.e.  
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Thus equation (9) holds true. In the same way, if it can be demonstrated that  then 
 is the multiplicative inverse of 1 with respect to . 
Thus we show that 
 
 
Thus, Equation )10( holds true. 
Therefore we can re-write (2) as; 
 
 
                                                                      (11) 
 
3. IMPLEMENTATION 
The proposed scheme uses basic and smaller logic units when compared to similar existing designs. The major 
goal in this case is to compute , and  which are to be transmitted for post processing i.e. . 
Thus; 
                                              (12) 
since  and . 
Similarly;                     (13) 
Where   
And                      (14) 
It can be seen that  and  are already modulo  numbers and hence requires less hardware. 
Finally                     (15) 
where  and  
 and   
 
3.1 Numerical Illustrations 
In this sub-section, we present numerical illustrations of the proposed scheme. If we let n = 2 in the moduli set 
 then we have . 
Checking overflow in the sum of  and . 
 
        
 
         
Implies  
 
RNS to decimal conversion of  results in the decimal number  which 
indicates that the sum of  and  does not result in overflow in the RNS system. But it is well known that 
the sum of the decimal numbers  and  is  which gives a clear sign that overflow has occurred. 
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A close examination of the values at post processing shows that overflow has occurred since  which is 
greater than . 




RNS to decimal conversion of  results in the decimal number  which is the 
correct result of . This does not indicate any sign of overflow in the RNS system. 














In examining the values of  at post processing, it reveals that overflow will not occur since  is less 
than . The proposed scheme is therefore capable of detecting overflow in the given moduli set. 
 
4. PERFORMANCE EVALUATION 
To appropriately evaluate the performance of the proposed scheme, we need to compare it with similar best 
known existing schemes in terms of delay and area cost. Our proposal eliminates the computation of the modulo 
 sum of  and  and uses smaller modulo operations. In addition, our proposed technique is involved in the 
manipulation of smaller numbers compared to other techniques. Generally, it is known that the smaller the 
numbers involved in arithmetic computations, the faster the processing time. Finally, the scheme is capable of 
converting the sum of any two RNS numbers in to its decimal equivalent. Thus, the proposed scheme 
outperforms other existing schemes in terms of delay and area cost. 
 
5. CONCLUSION 
In this paper, RNS overflow detection scheme for addition has been proposed for length three moduli sets. The 
proposed scheme is implemented on the moduli set . Numerical illustrations were 
carried out on the scheme and theoretically, the scheme performance is better than current existing similar 
designs in terms of both area cost and delay. 
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